BU9-98-110DIV 09/666,325

- 1 15. (Amended) A semiconductor device having at least two levels of interconnecting metallurgy, said semiconductor device comprising:
- 3 a first level of substantially silicide free metallurgy; and
- an uppermost layer of metallurgy including a bonding pad, wherein a top of said uppermost layer comprises a silicided surface,
- wherein an increase in thickness of said uppermost layer with respect to the thickness of said first level of substantially free metallurgy reduces sensitivity to resistivity shifts associated with said silicided surface.
- (Amended) A semiconductor device comprising:
- 2 an exterior surface having a top level of metallurgy.
- 3 wherein an exposed portion of said top level of metallurgy comprises a bonding pad,
- wherein an upper 10% to 20% of said bonding pad comprises a silicided surface, and
- 5 wherein an increase in thickness of said top level of metallurgy with respect to
- 6 thicknesses of other metallurgy layers within said device reduces sensitivity to resistivity shifts
- 7 associated with said silicided surface.

1

## Please cancel claim 27 without prejudice or disclaimer

- (Amended) A semiconductor chip comprising:
- 2 an exterior surface having a top level of metallurgy; and
- 3 an interior having at least one internal level of metallurgy,
- wherein said top level of metallurgy has an increased thickness than said internal level of metallurgy.
- 6 wherein an exposed portion of said top level of metallurgy comprises a bonding pad,
- wherein an upper 10% to 20% of said bonding pad comprises a silicided surface, and

SENT BY: MCGINN& GIBB;

JAN-16-03 13:57;

BU9-98-110DIV 09/666,325

- 8 wherein said increased thickness of said top level of metallurgy reduces sensitivity to
- 9 resistivity shifts associated with said silicided surface.